Recent questions tagged flip-flops

1 votes

0 answers

GATE Electrical 2021 | Question: 37
A counter is constructed with three $D$ flip-flops. The input-output pairs are named $(D_{0},\:Q_{0})$, $(D_{1},\:Q_{1})$ and $(D_{2},\:Q_{2})$, where the subscript $0$ denotes the least significant bit. The output sequence is desired to be the Gray- ... $\overline{Q_{2}}Q_{0}+Q_{1}\overline{Q_{0}}$ $Q_{2}Q_{1}+\overline{Q_{2}}\:\overline{Q_{1}}$

A counter is constructed with three $D$ flip-flops. The input-output pairs are named $(D_{0},\:Q_{0})$, $(D_{1},\:Q_{1})$ and $(D_{2},\:Q_{2})$, wher...

Arjun

15.9k points

Arjun asked Feb 19, 2021

1 votes

0 answers

GATE Electrical 2015 Set 1 | Question: 37
The figure shows a digital circuit constructed using negative edge triggered $J-K$ flip flops. Assume a starting state of $Q_{2}Q_{1}Q_{0}=000$. This state $Q_{2}Q_{1}Q_{0}=000$ will repeat after _______ number of cycles of the clock $CLK$.

The figure shows a digital circuit constructed using negative edge triggered $J-K$ flip flops. Assume a starting state of $Q_{2}Q_{1}Q_{0}=000$. This state $Q_{2}Q_{1}Q_{...

makhdoom ghaya

9.4k points

makhdoom ghaya asked Feb 11, 2017

To see more, click for the full list of questions or popular tags.