recategorized by
262 views
2 2 votes

​​​​​​​A counter is constructed with three $D$ flip-flops. The input-output pairs are named $(D_{0},\:Q_{0})$, $(D_{1},\:Q_{1})$ and $(D_{2},\:Q_{2})$, where the subscript $0$ denotes the least significant bit. The output sequence is desired to be the Gray-code sequence $000, \:001, \:011,\: 010, \:110,\:111,\: 101$ and $100$, repeating periodically. Note that the bits are listed in the $Q_{2}\:Q_{1}\:Q_{0}$ format. The combinational logic expression for $D_{1}$ is

  1. $Q_{2}Q_{1}Q_{0}$
  2. $Q_{2}Q_{0}+Q_{1}\overline{Q_{0}}$
  3. $\overline{Q_{2}}Q_{0}+Q_{1}\overline{Q_{0}}$
  4. $Q_{2}Q_{1}+\overline{Q_{2}}\:\overline{Q_{1}}$

Please log in or register to answer this question.

Related questions

1 1 vote
0 0 answers
516
516 views
piyag476 asked Feb 11, 2017
516 views
The clock frequency applied to the digital circuit shown in the figure below is $1$ $kHz$. If the initial state of the output $Q$ of the flip-flop is ‘$0$’, then the freq...
1 1 vote
0 0 answers
254
254 views
Misbah Ghaya asked Feb 11, 2017
254 views
In the following sequential circuit, the initial state (before the first clock pulse) of the circuit is $Q_{1}Q_{0}=00$. The state $(Q_{1}Q_{0})$, immediately after the $...
1 1 vote
1 1 answer
2.1k
2.1k views
Arjun asked Feb 16, 2024
2,080 views
​​​​​In the circuit, the present value of $Z$ is $1$. Neglecting the delay in the combinatorial circuit, the values of $S$ and $Z$, respectively, after the application of...
0 0 votes
0 0 answers
296
296 views
Arjun asked Feb 19, 2021
296 views
A $\text{CMOS}$ Schmitt-trigger inverter has a low output level of $\text{0 V}$ and a high output level of $\text{5 V}$. It has input thresholds of $\text{1.6 V}$ and $\t...
Position:
Show:
Answer: