GO Electrical
Login
Register
Dark Mode
Brightness
Profile
Edit Profile
Messages
My favorites
My Updates
Logout
Recent questions tagged counters
0
votes
0
answers
1
GATE Electrical 2018 | Question: 36
Which one of the following statements is true about the digital circuit shown in the figure It can be used for dividing input frequency by $3$ It can be used for dividing input frequency by $5$ It can be used for dividing input frequency by $7$ It cannot be reliably used as a frequency divider due to disjoint internal cycles
Which one of the following statements is true about the digital circuit shown in the figureIt can be used for dividing input frequency by $3$It can be used for dividing i...
Arjun
15.9k
points
Arjun
asked
Feb 19, 2018
Analog and Digital Electronics
gate2018-ee
analog-and-digital-electronics
sequential-circuit
counters
+
–
0
votes
0
answers
2
GATE Electrical 2017 Set 2 | Question: 49
For the synchronous sequential circuit shown below, the output $Z$ is zero for the initial conditions $Q_{A}, Q_{B}, Q_{C}= Q'_{A}, Q'_{B}, Q'_{C}=100$ The minimum number of clock cycles after which the output $Z$ would again become zero is _________.
For the synchronous sequential circuit shown below, the output $Z$ is zero for the initial conditions $Q_{A}, Q_{B}, Q_{C}= Q'_{A}, Q'_{B}, Q'_{C}=100$The minimum number ...
Arjun
15.9k
points
Arjun
asked
Feb 26, 2017
Analog and Digital Electronics
gate2017-ee-2
numerical-answers
analog-and-digital-electronics
sequential-circuit
counters
+
–
0
votes
0
answers
3
GATE Electrical 2014 Set 1 | Question: 21
A cascade of three identical modulo - $5$ counters has an overall modulus of $5$ $25$ $125$ $625$
A cascade of three identical modulo - $5$ counters has an overall modulus of$5$$25$$125$$625$
makhdoom ghaya
9.4k
points
makhdoom ghaya
asked
Feb 11, 2017
Analog and Digital Electronics
gate2014-ee-1
analog-and-digital-electronics
sequential-circuit
counters
+
–
0
votes
0
answers
4
GATE Electrical 2015 Set 2 | Question: 37
In the following sequential circuit, the initial state (before the first clock pulse) of the circuit is $Q_{1}Q_{0}=00$. The state $(Q_{1}Q_{0})$, immediately after the $333^{rd}$ clock pulse is $00$ $01$ $10$ $11$
In the following sequential circuit, the initial state (before the first clock pulse) of the circuit is $Q_{1}Q_{0}=00$. The state $(Q_{1}Q_{0})$, immediately after the $...
makhdoom ghaya
9.4k
points
makhdoom ghaya
asked
Feb 11, 2017
Analog and Digital Electronics
gate2015-ee-2
analog-and-digital-electronics
sequential-circuit
counters
+
–
To see more, click for the
full list of questions
or
popular tags
.
GO Electrical
Email or Username
Show
Hide
Password
I forgot my password
Remember
Log in
Register