+1 vote

A state diagram of a logic gate which exhibits a delay in the output is shown in the figure, where $X$ is the don’t care condition, and $Q$ is the output representing the state.

The logic gate represented by the state diagram is

1. $XOR$
2. $OR$
3. $AND$
4. $NAND$

recategorized

Answer: