GO Electrical
+1 vote

A state diagram of a logic gate which exhibits a delay in the output is shown in the figure, where $X$ is the don’t care condition, and $Q$ is the output representing the state.

The logic gate represented by the state diagram is

  1. $XOR$
  2. $OR$
  3. $AND$
  4. $NAND$
in Signals and Systems by (9.2k points)
recategorized by

Please log in or register to answer this question.

Answer:
Welcome to GATE Overflow, Electrical, where you can ask questions and receive answers from other members of the community.

846 questions
36 answers
10 comments
25,893 users