GO Electrical

0 votes

In the circuit shown below, $Q_1$ has negligible collector-to-emitter saturation voltage and the diode drops negligible voltage across it under forward bias. If $V_{cc}$ is +$5$ $V$, $X$ and $Y$ are digital signals with $0$ $V$ as logic $0$ and $V_{cc}$ as logic $1$, then the Boolean expression for $Z$ is

- $XY$
- $\overline{X}Y$
- $X\overline{Y}$
- $\overline{XY}$

913 questions

50 answers

12 comments

27,707 users