GO Electrical
0 votes

GATE2019-16

  1. GATE2019-80
  2. GATE2019-80
  3. GATE2019-80
  4. GATE2019-80

Given $V_{gs}$ is the gate-source voltage, $V_{ds}$ is the drain source voltage, and $V_{th}$ is the threshold voltage of an enhancement type NMOS transistor, the conditions for transistor to be biased in saturation are

  1. $V_{gs}<V_{th};V_{ds}\geq V_{gs}-V_{th}$
  2. $V_{gs}>V_{th};V_{ds}\geq V_{gs}-V_{th}$
  3. $V_{gs}>V_{th};V_{ds}\leq V_{gs}-V_{th}$
  4. $V_{gs}<V_{th};V_{ds}\leq V_{gs}-V_{th}$
in new by (5.4k points)
edited by

Please log in or register to answer this question.

Welcome to GATE Overflow, Electrical, where you can ask questions and receive answers from other members of the community.

846 questions
17 answers
9 comments
25,729 users